Abstract-This paper addresses the problem of power dissipation during buffer insertion phase of interconnect performance optimization. It is shown that the interconnect delay is actually very shallow with respect to both the repeater size and separation close to the minimum point. A methodology is developed to calculate the repeater size and interconnect length which minimizes the total interconnect power dissipation for any given delay penalty. This methodology is also used to quantify relative importance of various components of the power dissipation for power-optimal solutions for various technology nodes.
INTRODUCTION
The power dissipation in high performance integrated circuits (ICs) is quickly becoming a performance bottleneck. The scaling paradigm will exacerbate the power problem severely from many different angles. On one hand the device leakage power due to sub threshold and gate leakage is likely to rise in the future. On the other hand, the dynamic power will also increase not only due to a larger number of devices and interconnects on the chip, but also owing to the burden of keeping the speeds of electrical interconnects compatible with increasing clock frequencies. Certain estimates, which merely include device power (both dynamic and static), have shown chip power densities to increase to about 200 W/cm 2 at 35 nm node [1] . Including the interconnect power would substantially increase these power density estimates. This may lead to a significant increase in the chip temperature, which would degrade both reliability, through greater susceptibility to electro migration failures, and performances, through increased interconnect resistance and poorer device characteristics. The situation presents an impending power crisis, which threatens to slow down the progress of the chip industry.
It is important to identify the major power consumption sources on a chip, quantify them, and focus on efficient technological, circuit and/or architectural solutions to minimize them. Toward this goal, we address a potentially large source of chip power. the power required for global signaling. Various techniques has been proposed [2] , [3] , [4] , [5] for power optimization of global signaling. Paper [6] presents a methodology to achieve the optimal wire sizing of buffered global interconnects, but it considers only RC effect. Manuscript received February 21, 2011; revised September 30, 2011 . P. V. Hunagund is with the Department of Applied Electronics, Gulbarga University, Gulbarga, India. e-mail:prabhakar.hunagund@gmail.com.
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But for deep submicron IC's considering inductance effects also essential. We first deal with a realistic estimation of the power consumption in global wires including that due to repeaters, used to speed these wires. Having quantified this as a function of future technology nodes, we then introduce a efficient, methodology which minimizes the power consumed by repeaters in global interconnects.
For an RC line, repeater insertion outperforms wire sizing. It is shown in this paper that this behavior is not the case for an RLC line. The minimum signal propagation delay always decreases with increasing line width for RLC lines if an optimum repeater system is used. With increasing demand for low-power ICs, different strategies have been developed to minimize power in the repeater insertion process. The line inductance, however, has yet to be considered in the optimization process of sizing a wire driven by a repeater system. As shown in Fig.1 , the minimum delay for a signal to propagate along an RLC line decreases while the power dissipation increases for wider interconnect. In this work tradeoff between signal propagation delay and transient power dissipation in sizing a long interconnect driven by a repeater system is discussed. Both line inductance and short-circuit power are considered. 
II. REPEATER INSERTION SYSTEMS
The primary objective of a uniform repeater insertion system is to minimize the time for a signal to propagate through a long interconnect. Uniform repeater insertion techniques divide the interconnects into equal sections and employ equal size repeaters to drive each section as shown in Fig.2 .
In some practical situations, the optimum location of the repeaters cannot be achieved due to physical space constraints. Changing the repeater size can compensate for a change in the ideal physical placement. Bakoglu and Meindl have developed closed-form expressions for the optimum number and size of repeaters to achieve the minimum signal Optimum Repeater Insertion for on-chip Global Interconnects in High Performance Deep Submicron ICs P.V. Hunagund and A.B.Kalpana International Journal of Computer and Electrical Engineering, Vol. 3, No. 5, October 2011 
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